from Hacker News

Show HN: Verilog2factorio

by linux_is_nice on 4/25/21, 12:31 AM with 70 comments

  • by interrealmedium on 4/25/21, 5:25 AM

    That's it, I am done. No more serious IT work for me. I am going to become a gamers consultant. If there are people who care enough to make things like this, there must be people who would pay decent money for "professionals" to come in and optimize their factorio game, or their minecraft builds, or to make them feel good about their solution to a Zachtronics puzzle.

  • by fredley on 4/25/21, 1:26 PM

    I would love the inverse as well: Factorio2Verilog. Then I can use Factorio as an IDE.

  • by Animats on 4/25/21, 5:25 AM

    There's also Verilog to Minecraft.[1]

    [1] https://github.com/itsFrank/MinecraftHDL

  • by userbinator on 4/25/21, 4:41 AM

    Seeing that 6502 reminds me that ARM also provides a free (restricted license) version of the Cortex-M0 and M3 cores in Verilog format...

  • by Mister_Snuggles on 4/25/21, 1:59 AM

    I would love to see some screenshots added to the README.

    I get that it compiles a Verilog design into a Factorio Blueprint, but what does the resulting factory look like? Is it just a bunch of wires and combinators?

  • by nickysielicki on 4/25/21, 3:58 AM

    I did not expect this to be written in TypeScript.

    The intersection of people who really understand Factorio, Verilog, and TypeScript has to be less than 250,000 people on entire planet -- in the entire universe.

  • by linux_is_nice on 4/25/21, 2:43 AM

    Repo updated with examples.

  • by 29athrowaway on 4/25/21, 2:08 AM

    Someone needs to make a video about this.

  • by celeritascelery on 4/25/21, 2:55 AM

    I love this! would love to see this used in a introduction to hardware course.

  • by majke on 4/30/21, 10:46 AM

    Note that factorio data propagation in circuit is not fast.

    In factorio, it will take one frame for two objects connected by the circuit to synchronize. The game runs at 60fps. So, if you connect 60 components in a series, it will take 1 second to propagate a change.

    This is the basis of how clock circuits work, but I guess is not perfect for the more complex circuits.

  • by derekja on 4/25/21, 3:03 AM

    wow, this is pretty cool!

  • by spicybright on 4/25/21, 1:53 AM

    They couldn't put in a sentence stating what this actually does?

  • by MisterBiggs on 4/25/21, 2:00 AM

    Always thought programmatically generating Factorio blueprints was a really cool idea and Verilog seems like a great language to model blueprints, but this repo definitely needs more work before being shared with the world.

    One of my favorite tools that shows what's possible: https://autotorio.com/example/outpost